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SUMMARY 
The source material for  manufacturing counters should be monocrystalline silicon, 
which closely meets the specifications detailed herein. The procedures involve a mini­
mum of sophisticated technology. Counter size manufactured by these procedures varies 
in compensated depth from 1000 to 7000 microns and in diameter from 1.0 to 1. 5 centi­
meters. At present, there is no indication that greater lithium-compensated depths can­
not be achieved. The resolution of these counters, cooled to dry-ice temperature, is 
typically between 15 and 25 keV for 6-MeV alpha particles. The typical response of 
these detectors to monoenergetic charged particles is shown graphically. There is no 
high-energy tail, and the low-energy tail is not severe. It should be recognized that ac­
celerator scattering systems capable of 10-keV resolution work, when magnetic analysis 
is used for the reaction product particles, could readily achieve better than 25 keV over­
all resolution by using these counters. 
INTRODUCTION 
Procedures for the manufacture of lithium-drifted silicon surface-barrier semicon­
ductor counters are presented. Typical diameters of these counters vary from 1. 0 to 
I 1.5 centimeters, and the lithium-compensated depths vary from 1000 to 7000 microns. 
The diameter is limited because it is difficult to grow a large-diameter silicon crystal 
I 	 that has the required low dislocation density at its outer edge. At present, there is no 
indication that much greater compensated depths cannot be achieved. Resolution of these 
counters at dry-ice temperature is typically 10 keV for beta particles and 15 to 25 keV 
for  6-MeV alpha particles. At room temperature, the resolution is typically 15 keV for  
beta particles and 25 to 50 keV for 6-MeV alpha particles. 
The manufacturing process can be divided into the following five major operations, 
I 
after each of which the wafer can be se t  aside indefinitely for  future completion: 
(1) Crystal specification, evaluation, and appropriate starting wafer thickness 
(2) Diffusion of lithium into silicon wafer 
(3) Determination of diffused-wafer diode characteristics and subsequent drift of 
lithium 
(4)Final processing of lithium-compensated silicon wafer 
(5) Mounting of finished counter 
Generally, manufacturing procedures that necessitated a minimum of sophisticated 
technology and specialized equipment were adopted, as evidenced by the following de­
scription of the manufacturing process. Electronic grade chemicals are used throughout 
the fabrication process. Either absolute ethanol o r  methanol is suitable where alcohol is 
specified. The acid concentrations are 70 percent nitric acid, 48 percent hydrofluoric 
acid, and glacial acetic acid. 
CRYSTAL SPECIFICATION 
High quality silicon material must be used for manufacturing semiconductor counters 
that have characteristics of good resolution, deep compensation, and large cross-
sectional area. The source material is ordered to the following specifications: 
(1) Monocrystalline silicon 
(2) Float-zone refined to residual boron content 
(3) Lineage free 
(4)Dislocation density less  than 10 000 per square centimeter 
(5) Diameter approximately 2 centimeters 
(6) Wafers cut along (111) plane 
(7) P-tYPe 

(8) Minimum lifetime, 500 microseconds 

(9) Resistivity approximately 750 ohm -centimeter 
The silicon material can be obtained in the form of a rod, or it can be sliced to the 
desired wafer thickness and precision lapped by the vendor prior to shipment. 
CRYSTAL EVALUATION i? 
Preparat ion of S urfaces 
\ 
Determination of the crystal dislocation density was made for only one wafer from a 
crystal. It was assumed that the dislocation density of a wafer sliced from a crystal was 
typical of the whole crystal. The surfaces of the wafer were lapped to a smooth finish 
with no scratches visually evident. Lapping can be done manually by using plate glass 
as the lapping surface and aluminum oxide as the lapping compound. As a precaution 
against contamination of the wafer surfaces, disposable plastic gloves were worn when­
2 
ever, during manufacture, it was necessary to handle the wafer. Initially, the wafer was 
lapped with 1200-mesh compound. After lapping, it was washed and scrubbed (with a 
cotton swab) under cold, running, triple-distilled, de-ionized water. Following the 
1200-mesh lap and subsequent scrubbing, the procedure was repeated by using 3200-mesh 
lapping compound. The wafer was then soaked in nitric acid for  several  minutes as a 
final clean-up precaution, scrubbed under running de-ionized water, and dried by blowing 
high-purity dry nitrogen gas over the wafer while holding it in a pair of clean stainless-
steel tweezers. 
Polish Etching Wafer Surfaces 
The wafer was placed in a polyethylene beaker containing CP-4A etchant 1for  2~1min­
utes at room temperature in order to obtain a polished finish on the surfaces. The etch­
ing solution was agitated by a magnetic stirrer. Ah the end of 2-2 
1minutes, the etchant 
was quenched by running de-ionized water. The wafer was  removed from the quenched 
etchant with the aid of stainless-steel tweezers, while it was held simultaneously in a 
stream of running de-ionized water for several  minutes to ensure that all the etchant 
had been displaced by the water. 
Etching Procedure for Determination of Dislocation Density 
After the polishing procedure, the wafer was placed in a polyethylene beaker that 
contained an etchant2 sufficient in quantity to immerse the wafer. After approximately 
1hour, etch pits at the positions of crystal dislocations became visible that were  ob­
servable with a low -power microscope. 
A wafer etched in the manner just described is shown in figure 1. The dislocation 
density a t  the outer edge was typically larger than at the wafer center. The center por­
tion dislocation density should have been less than 10 000 etch pits per square centimeter. 
An enlargement of the etch pits within a 1- by 0.8-millimeter area at the wafer edge is 
shown in figure 2. In subsequent operations, the poorer material at the outer edge of the 
1 	
wafer was removed. If, except for the outer edge, the dislocation density of the wafer 
was sufficiently small, then the manufacture of counters with this wafer and subsequent 
wafers cut from the same crystal  can proceed. Otherwise, the entire crystal  will be 
f 
discarded. 
'Five parts HN03: three parts HF: three parts glacial acetic acid. 
2Etchant: 120 parts acet ic  acid, 36 parts nitric acid, 12 parts hydrofluoric acid, 
and 1part sodium nitrite solution composed of 1 .5  grams of sodium nitrite in 6 milli­
liters of de-ionized water. 
3 
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Figure 1. - Etched silicon wafer showing large dislocation density at outer 
edge. Wafer diameter, 2.1 centimeters. 
Figure 2. - Enlargement of 1-by 0.8-millimeter area at wafer edge showing etch 
pits. 
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APPRO PRlATE STARTING WAFER THlC KNESS 
The useful thickness of a completed counter is approximately 1000 microns less than 
the initial thickness of the wafer because the diffused lithiumkkction depth is approxi­
mately one-tenth the wafer thickness and approximately 500 microns are lapped and 
etched away during f ina l  counter processing. Thus, for manufacturing a counter, the 
wafer thickness should be chosen accordingly. This extra thickness of the wafer chosen 
for fabrication can be reduced somewhat from the preceding dimensions depending on the 
skill and experience acquired in manufacture. 
DIFFUSION OF LITHIUM INTO SILICON WAFER 
Evaporation and Diffusion Procedure 
After the wafer was prepared as described in Preparation of Surfaces, it was placed 
inside a bell jar in which an oil-free vacuum of about 2x10-6 millimeter of mercury was 
obtained. The evaporation and diffusion assembly is shown in figure 3. Pr ior  to evacu­
ation of the bell jar, a small  amount of lithium (cleaned by soaking and scrubbing with 
trichlorethylene) was inserted into an evaporation basket formed by a coil of tungsten 
wire.  A boron nitride mask was placed over the wafer, situated on a slab of carbon 
beneath the basket of lithium, in order to allow lithium evaporation only on the low dis­
location density region of the wafer. A secondary mask was placed in the bell jar in 
order to keep as much of the evacuated chamber as possible free of evaporated lithium. 
A clip spring forced the boron nitride mask and silicon wafer against the carbon base. A 
thermocouple wire  was placed between the silicon wafer and boron nitride mask and was 
held in place by pressure on the mask due to the clip spring. 
After evacuation, the wafer was heated by the carbon s t r ip  on which it was placed. 
The temperature of the top surface, as measured by the thermocouple, was stabilized at 
375' C. At  that time, the lithium was evaporated onto the silicon wafer surface. Approx­
imately 1minute of diffusion at 375' C produced a junction depth (hereinafter referred to 
9 	
as diffusion depth) of 100 microns. The diffusion depths given in table I for given wafer 
thicknesses provide a sufficient quantity of lithium atoms to compensate the remainder 
of the wafer. 
7 
When the desired diffusion depth was obtained, the diffusion heat was turned off and 
the wafer was allowed to cool naturally in vacuum by radiation for approximately 
112 hour. The wafer was then removed from the bell jar and placed in a small  beaker of 
alcohol. The subsequent addition of several drops of water to the alcohol burned off the 
excess lithium. The wafer was then scrubbed under running de-ionized water  and wiped 
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Figure 3. - Evaporation and dif fusion assembly. 
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TABLE I. - DIFFUSION SCHEDULE 
Wafer thickness, 1 Diffusion depth, Diffusion time with a 
surface temperature of 375' c 
2000 100 
3000 200 

4000 300 
5000 to 6000 400 
6000 to 8000 500 
min 
1 

2 

3 

4 

5 

dry with a soft tissue. In the remainder 
of this report, the lithium-rich surface 
of the wafer is called the front surface. 
The front surface of the wafer after it is 
removed from the bell jar is shown in 
figure 4. 
Removal of Poor Quality Material at 
Outer Edge of Wafer 
The edge of the wafer was sanded on 
a lapidary wheel by using 320-grit sand­
paper, wetted with a constant flow of 
water for cooling, until the undiffused 
portion of the wafer was removed, thus 
Figure 4. - Front surface of silicon after lithium diffusion. Wafer diam­
eter, 2.1 centimeters. eliminating the high-dislocation-density 
material at the edge. The apparatus 
for  this operation is shown in figure 5. The front and back surfaces were then lightly 
lapped with 3200-mesh lapping compound, the surfaces and edge were scrubbed under 
running de-ionized water, and the wafer was dried by blowing nitrogen gas over it. 
Determination of Diffusion Depth 
In order to determine the depth and quality of the lithium diffusion, a stain etch3 
was performed by placing the wafer, front face down, into a polyethylene beaker con­
31000 Parts HF: 1part  H N O ~ .  
7 

Figure 6. - Stain etch on lith­
ium-diffused si l icon wafer. 
Wafer thickness, 6 mi l l i ­
meters; d i f fusion depth, 420 
microns. 
Figure 5. - Lapidary wheel for sanding wafer edge. 
taining enough etchant to immerse the wafer completely. The lithium-doped silicon 
(strongly N-type material) was stained a light gray with respect to the P-type undiffused 
silicon, which was stained a dark gray or almost black. As the etchant acted on the 
silicon, small  bubbles were observed to form at the wafer surfaces. Very often, the 
etchant will act  on the silicon only after the stimulus of irradiation by a beam of incan­
descent light (supplied by a flashlight) and simultaneous slight agitation of the etchant. 
If the first attempt to stain etch was unsuccessful, the wafer surfaces were lapped 
lightly, the edge sanded lightly, and the stain etch again attempted by using the same 
etchant. The diffusion band must be sharp, even, and about the desired depth. The 
results of a stain etch on a lithium-diffused silicon wafer a r e  shown in figure 6. A t  this 
point, the diffused wafer can be placed aside for drifting at a later date, if a satisfactory 
diffusion has been obtained. 
DETERMINATION OF DIFFUSED-WAFER DIODE CHARACTERISTICS 
AND SUBSEQUENT DRIFT OF LITHIUM 
Preparat ion of Diode 
Clean-up of wafer edge.- - The diffused wafer edge was carefully sanded on the 
lapidary wheel and made smooth as determined by visual inspection. As a final touchup 
to the edge, it was hand sanded under running de-ionized water with 600-grit sand paper. 
8 
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Ohmic contacting front and back surfaces. - Both surfaces of the wafer were lapped 
lightly with 3200-mesh lapping compound, and the surfaces and edge were scrubbed under 
running de-ionized water. A pencil mark was made on the front surface for future easy 
identification. Then the wafer was inserted into a beaker of electroless gold-plating 
solution consisting of 40 milliliters of de-ionized water, 6 drops of hydrofluoric acid, 
and 8 drops of electroless gold-plating solution. The solution was gently heated just to 
boiling temperature. Within several minutes a rugged deposition of gold appeared on 
the wafer surfaces and edge, thereby providing good ohmic contact to the two surfaces. 
Preparation of edge for polish etching. - In order to measure and subsequently uti­- ­
ize the wafer diode property resulting from the P-N junction, it was necessary to clean 
the wafer edge by removing any gold deposited there during the previous operation and 
then etching the edge to a polished finish. To protect the gold-coated surfaces of the 
wafer during this etching process, they were masked with wax. Masking was accom­
plished by placing the wafer on a microscope slide on a hot plate and by placing chips of 
wax on the exposed surface of the wafer. The heat from the hot plate caused the wax to 
flow. The wafer was turned over to expose the other side, and the process was repeated. 
Careful sliding of the wax-coated wafer off the glass slide left a good cover of wax on 
both surfaces. After allowing the wax to harden, any wax on the wafer edge was removed 
by peeling with a sharp blade, taking care not to damage the silicon. Any remaining 
wax on the edge was readily removed by a cotton swab wetted with trichlorethylene. 
The gold deposition on the edge was removed by light sanding on the lapidary wheel and a 
f i n a l  touchup by hand-sanding under running de -ionized water. 
Polish etching wafer edge. - The wafer was placed in a polyethylene beaker contain­
ing CP-4A etchant (see footnote 1) at room temperature, and a magnetic stirrer was used 
1to agitate the etchant. After a 25-minute etch, the etchant was quenched with cold, run­
ning de-ionized water. The wafer was removed from the beaker of quenched etchant and 
kept under a stream of running de-ionized water for several minutes to displace all etch-
ant thoroughly and then blown dry with nitrogen gas. This procedure was repeated for a 
1second 2z-minute etch of the edge. The wafer was inserted into a beaker of trichloreth­
ylene to dissolve the wax covering the surfaces. After a thorough cleaning of the wafer 
with trichlorethylene and wiping with a soft tissue, the edge was thoroughly rubbed clean 
with a soft tissue wetted with alcohol and then blown dry with nitrogen gas. 
Measuring wafer- diode characteristic. - At this point, the diode properties of the~~ -~ 
wafer were measured by placing it in a light-tight enclosure (because of its photoelectric 
property) and applying reverse bias. If the diode was left to age for several hours under 
400 volts reverse bias, it should conduct less than 5 microamperes of reverse current. 
The minimum diode characteristic acceptable in the laboratory is 5 microamperes re­
verse current under 100 volts reverse bias. If the diode property of the diffused wafer 
was unacceptable, the problem could usually be corrected by further sanding and etching 
I 
I 
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Figure 7. - Dr i f t ing apparatus. 
of the wafer edge. (In such a situ­
ation, this unacceptable diode charac ­
teristic was attributed to crystal 
lineage at the outer edge of the 
wafer. ) However, if after further 
sanding and etching of the wafer edge 
the diode characteristic was still un­
acceptable, the wafer was discarded. 
Compensation of Si l i con  Wafer 
by L i t h i u m  Dr i f t i ng  
Description of drift procedure. -
If the diode characteristic of the 
diffused-silicon wafer was satisfac­
tory, the wafer was placed into the 
drifting apparatus (fig. 7). A beaker 
of fluorochemical is used as a heat 
sink for the diode during the drift. 
The fluorochemical, which was con­
stantly s t i r red by a magnetic stirrer 
during the drift, was kept at a tem­
perature of 120' C,  and a reverse 
bias of 400 volts was applied to the 
wafer. The reverse current was 
constantly monitored during the drift. 
Generally, the reverse current was 
initially 0.5 milliampere (at 120' C) 
and increased to about 5 milliamperes 
when the drift was almost complete. 
Theoretical drift-depth predictions 
(ref. 1) were used to determine the 
time it takes to drift the lithium to 
within 100 microns of the back sur­
face of the silicon wafer. A t  the pre­
dicted time, the wafer was removed 
from the 120' C fluorochemical bath, 
10 

while the reverse bias was maintained, until the wafer cooled to room temperature at 
which time the bias was removed from the wafer. 
Inspection of compensation by stain-etching technique. - The back surtace was hana 
lapped approximately 100 microns to remove the uncompensated P -type material, 
scrubbed under running de-ionized water, and blown dry with nitrogen gas. The wafer, 
back surface upward, was then placed in a polyethylene beaker that contained enough 
stain-etch solution (see footnote 3) to immerse the wafer. Because of a slight tendency 
for the lithium ions to penetrate further into the center of the wafer than at the outer edge, 
a light stain showing compensated material in the center but whose diameter is several 
millimeters less than the wafer diameter was observed after the first stain etch (see 
fig. 8). The back surface was then lapped approximately 100 microns, scrubbed and 
washed, and the stain etch was repeated until the lapping process had taken the back su r ­
face down to the intrinsic material to a diameter within at least 1 millimeter of that of 
the wafer (fig. 9). 
The bowing of the lithium-drift profile was a result of a slightly higher temperature 
at the center of the wafer than at the edge, and, consequently, the lithium drift rate in 
the center region was slightly greater than at the edge. If the drift was allowed to pro­
ceed to within 100 microns of the back surface, no more than 300 microns is necessary 
to be lapped away from the back surface before the diameter of the compensated region, 
as shown by a stain etch, was well within 1 millimeter of the wafer diameter. The edge 
was then sanded on the lapidary wheel to remove the uncompensated P-type material 
caused by the aforementioned bowing. 
Figure 8. - Stain-etched back surface of wafer drifted and subsequently Figure 9. - Stain-etched back surface of drifted wafer from which all 
lapped approximately 100 microns on back surface. unconpensated P-type material has been removed by lapping. 
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Figure 10. - Hot-probe arrangement. 
Inspection of compensation by hot probing. - A further check on the quality of the~ 
compensation was made by a hot-probe measurement. Such a measurement involves the 
placement of two metallic pointed probes (such as pins) very close to one another on the 
surface to be examined. One of the pins was brought to an  elevated temperature by 
wrapping it around the tip of a hot soldering iron. The electrical circuit was closed by 
connecting the heads of the pins to the input of a galvanometer (see fig. 10). The ther­
mally generated car r ie rs  will result in a flow of current in one direction if the material 
spot being probed is P-type and in the opposite direction if the probed material spot is 
N-type. If the material is well compensated in the region probed by the pins, the gal­
vanometer deflection will indicate the material is slightly N-type. A probe of an uncom­
pensated wafer of P-type silicon can be compared with the lithium-diffused front surface 
of a wafer that is strongly N-type. The hot-probe measurements must be made on a 
lapped surface. Misleading results can be obtained if hot probing is performed on an 
etched surface. The hot-probe test affords a finer check than the stain etch on the 
quality of the compensation. If the hot probe showed that portions of the material were 
either too strongly compensated o r  uncompensated, lapping was continued until stain 
etching and hot probing showed that only the intrinsic material remained. At this point, 
the wafer could be se t  aside indefinitely. 
FINAL PROCESSING OF LITHIUM-COMPENSATED SILICON WAFER 
Electrical Contacting of Front  Surface 
The ohmic contact on the front surface was provided by the gold electroless deposi­
tion performed when the diffused wafer was prepared for drifting. If, at this point, the 
gold deposition had been loosened by stain etching, the wafer was lapped very lightly 
with 3200-mesh lapping compound, to remove the gold, was scrubbed under running de­
12 
ionized water, and was then plated with a fresh go 1 cover by the previously described 
electroless gold-deposition technique. The head of a stainless-steel screw was attached 
to the center of the front surface with a small  amount of silver paste that hardened over­
night at 30' C. After the silver paste had hardened, wax was applied - in the manner 
previously described - to the front surface and allowed to cover the screw head as well as 
the total a rea  of the front surface. The edge was lightly sanded on a lapidary wheel and 
touched up by hand sanding under running de-ionized water. 
Pol ish Etching of Back Surface and Edge 
The back surface was lapped with 3200-mesh lapping compound and scrubbed under 
running de-ionized water. The wafer was blown dry with nitrogen gas. A plastic pipette 
was cut at its tip and fitted snugly over the stainless-steel screw. The pipette thus pro­
vided a handle for holding the wafer during the final etching process (fig. 11). The wafer 
was held in a beaker of CP-4A etchant (see footnote l), which was agitated by a magnetic 
s t i r re r ,  just deeply enough so that the liquid covered the screw head. After 2; minutes 
of etching, the etchant was quenched with running de­
ionized water. The wafer was lifted out of the quenched 
etchant while being kept under a s t ream of running de­
ionized water. It was thoroughly rinsed for about 2 min­
utes in the water stream before it was allowed to come 
into contact with air, at which time it was blown dry with 
nitrogen gas. At this point, extra precaution should be 
taken not to allow any foreign material to come into 
contact with the wafer. The etching procedure was r e ­
1peated. Each 23 -minute etch reduced the wafer thick­
ness by about 150 microns. 
Ohmic Contacting of Back Surface 

Figure 11. - Handling arrangement of wafer dur­
ing final etching. 
Following the second etching, the stainless-steel 
screw attached to the front surface of the wafer was in­
serted into a plastic holder, and the assembly was placed 
inside a bell jar. Positioned over the wafer was a tung­
sten evaporation basket in which a small  amount of gold 
had been placed. A mask was inserted between the 
basket and the wafer in order to ensure that the subse­
13 
Figure 12. - Arrangement for  gold 
evaporation onto back surface. 
Figure 13. - Electrically contacted counter p r io r  to  its 
insert ion in to  mount. 
quent gold evaporation onto the back surface extended 
to within approximately 1/2 millimeter of the edge 
(fig. 12). On evacuation of the bell jar, a film of 
gold, approximately 100 angstroms thick, is then 
evaporated onto the wafer back surface. 
Electrical Contacting of Back Surface 
A Teflon disk (the diameter of which must f i t  the 
detector casing) was threaded over the stainless-
steel screw with the aid of stainless-steel tweezers. 
A 114-inch-diameter brass  rod, used as a temporary 
means of handling the wafer, was then threaded onto 
the stainless-steel screw. A rigid metal pin that 
extends through the Teflon disk has a length of gold 
wire  attached to it by silver paste. The other end of 
the gold wire was shaped to touch the gold-coated 
back surface at a point close to the outer edge but 
wholly on the gold-coated surface. At that point, a 
small dot of a graphite-water colloidal dispersion was 
gently dabbed on with the aid of a glass rod and al­
lowed to dry. The wire was placed on top of the dried 
dispersion and another small dot of it was applied on 
top of the wire. When the dispersion dried, the wire 
was bonded reasonably well to the gold-coated sur­
face of the wafer. The electrically contacted wafer is 
shown in figure 13. The well-compensated wafer with 
electrical contacts on the front and back surfaces has 
become a lithium-drifted silicon semiconductor 
counter and can be inserted into its mount. 
MOUNTING OF FINISHED COUNTER 
The counter was slipped into the mount (fig. 14), 
which is a hollow tube of brass (11/16 in. 0.d. and 
5/8 in. i. d. ) on the side of which is a BNC connector. 
The mount and the counter prior to assembly are 
14 

C-66-2202 
Figure 14. - Counter mount. 
Figure 15. - Mount and counter prior to assembly. 
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(a) Schematic cross section. 
c-66-2204 
(b) Overall viav. 

Figure 16. - Mounted counter. 

shown in figure 15. The back surface of the counter was placed as near the front of the 
mount casing as possible. The Teflon disk, that should f i t  snugly, was held in place by 
several pins penetrating through the casing. The ground terminal was made from a pin 
penetrating the Teflon disk to the case by silver pasting a gold conducting wire into pos­
ition. Similarly, the high-voltage terminal was completed by silver pasting a wire from 
the stainless-steel screw to the center conductor of the BNC connector. The back of the 
mount casing was covered by a brass  plate held in position by a set  screw. A schematic 
diagram of the mount assembly is shown in figure 16(a), and an overall view is shown in 
figure 16(b). 
MEASUREMENT OF COUNTER RESOLUTION 
Measurement of a counter's resolution by using monoenergetic beams of charged 
16 
particles is performed in an evacuated chamber, (fig. 17). Since the detector was cooled 
when its optimum resolution was measured, the backstreaming of pump oil into the cham­
ber should be minimized, because it would then collect on the cooled counter surface. 
In such a situation, the oil deposition on the counter back face could cause a deterioration 
in its diode property by adversely affecting the P-type surface states, and possibly loos­
ening the electrical contact with the graphite -water colloidal dispersion. The cleanest 
vacuum can be obtained with an adsorption pump, thus completely eliminating any possi­
ble oil contamination. A copper block, on which the detector was mounted, was cooled 
by circulating alcohol cooled by dry ice (fig. 18). The alcohol is circulated through 
a coil embedded in a thermoconductor on which a block of dry ice is placed. The alcohol 
is constantly recirculated by an electrical fuel pump. The temperature of the detector 
copper cooling block is quickly lowered to about -65' C, as determined by a thermo­
couple readout. 
A mesothorium alpha source is placed in front of the counter in the test chamber 
shown in figure 17, The energies of the intense lines of this source are 6.05, 6.09, and 
8.78 MeV. The mesothorium spectra (stored in a pulse-height analyzer) measured by 
Figure 17. - Interior of test chamber used to measure resolution of 
counter. 
17 

To detector 
cooling block 
cool CD-854 
Figure 18. - Circulat ing alcohol cooling system. 
lithium-drifted silicon counters of varying depths and a diameter of 1. 3 centimeters and 
cooled to -65' C are shown in figure 19. Typical leakage currents of a cooled counter at 
operating bias vary from 10 to 50 nanoamperes. The energy per channel is readily cal­
culated and the full-width-half-maximum resolution is 18 to 26 keV. Note that clean 
separation occurs between the 6.05- and 6.09-MeV lines. There was no appreciable 
difference in the resolution when the counter was cooled to liquid-nitrogen temperature. 
These spectra are typical for counters fabricated in the manner discussed previously. 
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(a) Li th ium-dr i f ted s i l icon counter, 95; compensated depth, 1175 microns; 
counter  diameter, 1.3 centimeters; temperature, -65" C; bias, 125 volts; 
leakage current,  10 nanoamperes. 
(bl L i th ium-dr i f ted counter, 114; compensated depth, 5175 microns; counter 
diameter, 1.3 centimeters; temperature, -65" C; bias, 500 volts; leakage 
cur ren t ,  10 nanoamperes. 
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Pulse-height analyzer channe l  number 
( c l  L i th ium-dr i f ted s i l icon counter, 92; compensated depth, 7100 microns; 
counter  diameter, 1.3 centimeters; temperature, -65' C; bias, 900 volts; 
leakage cur ren t ,  50 nanoamperes. 
Figure 19. -Mesothor ium alpha spectra measured by several cooled l i t h i u m  
dr i f ted counters wi th different compensation depths. 
STORAGE OF COUNTERS 
Although absolute statements concerning the ability of counters to hold their high-
resolution property are premature because of insufficient statistics, there is evidence 
of prolonged lifetime if they are stored under several  hundred volts reverse bias in a 
light-tight enclosure. Most counters s o  stored have maintained their high resolution 
over an  8-month period. The several  that did not were restored by removing the counters 
from their mounts and reprocessing them (p. 12). A more definite statement of the best 
long-term storage procedure must await the results of a carefully controlled experiment. 
19 

-- 
--- 
LITHIUM- DRIFTED SILICON COUNTERS USED IN TYPICAL 
ACCELERATOR SCAITER ING EXPERIMENTS 
The essentially nonanalyzed beam spread of 19-MeV protons accelerated in the 
University of Colorado cyclotron and detected by a lithium-drifted counter manufactured 
at Lewis by the method described in this report is shown in figure 20. These data were 
collected by Professor David Lind of the University of Colorado. The counter used in 
this measurement had a compensated depth of 2700 microns and a diameter of 1 .3  centi­
meters. It was cooled to approximately -65' C by recirculating alcohol cooled by dry 
ice in the manner shown in figure 18 (p. 18). The measured 35 keV overall resolution of 
the detected particles is a result  of the counter, electronics, and incident beam spread. 
It is interesting to note the relatively sharp cutoff on the high-energy side of the peak and 
the rather small  low-energy tail. Comparison of figures 19 and 20 shows that the re­
sponse of a counter to 19-MeV protons is essentially identical to that of 6-MeV alphas. 
In addition, the deteriorating effect on the overall resolution due to beam straggle 
when traversing the target foil is well illustrated in figure 20. On the basis of the 
Pulser peak 
Pr imary beam 19 MeV protons, full 
width half maximum, 35 keV 
Beam transmitted by 0.1 mi l  
(9 keV) Mylar  
10 
Channel number (6.7 keV per channel )  
Figure 20. - Response of 2700-micron-thick l i th ium-dr i f ted  
counter  to 19-MeV protons accelerated in Universi ty of 
Colorado cyclotron (ref. 2). 
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Figure 21. - Four-counter holder used in scattering chamber of Lewis cyclotron. 
results in figure 20, i t  should be recognized that accelerator scattering systems capable 
of 10-keV resolution work, when magnetic analysis is used for the reaction product par­
ticles, could readily achieve 25-keV overall resolution with these counters, even for 
reaction product particles with energies whose range equivalence is a t  least as great as 
that of 35-MeV protons. 
The desirability of having a clean vacuum in which to cool the counter should prompt 
the users  of accelerator scattering chambers to consider seriously pumping systems 
other than oil-diffusion pumps. Several possible schemes are turbomolecular pumps or 
ion pumps to hold a vacuum after blanking off a diffusion pump that was used to evacuate 
the chamber rapidly. 
A convenient four-counter holder for the simultaneous collection of scattering data 
at four different angles is shown in figure 21. This multicounter holder is commonly 
used for data collection at the Lewis cyclotron. Each counter is 4' away from its 
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neighboring counters when the counter slits are positioned 9.76 inches from the target. 
The counter slits are positioned by pins mounted on the holder cooling block. 
Lewis Research Center , 
. National Aeronautics and Space Administration, 
Cleveland, Ohio, May 26, 1966, 
129-02 -04-06-22. 
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